News:

:) We are a community of analysts, that cares about EPMA

Main Menu

WDS preamplifier design

Started by Brian Joy, October 17, 2022, 12:18:47 PM

Previous topic - Next topic

sem-geologist

#15
Ok, this is some of my take on the schematics (made in KiCad) based on visual inspection and probing the zero resistance between pins of components:


C3 on it is with question mark as its value is incredibly hard to read as those metal plates surrounding high voltage part of circuit obstacles any clear view. Bypass capacitors of A847 probably are some standard values and is not so important to signal handling.
A203 - the "black box" I had redrawn as a component based on the website presented version for A203 documentation:

yes that schematics of AMPTEK is very unrealistic and highly abstracted.
Considering more detailed information on CSP and shapping amplifier workings at Cremat Inc site, I guess A203 uses 2 OPAMPS for shapping amplification. On A203 webpage in picture with metal-cover-off I think there is 3 tiny IC's visible. 1 would be OPAMP for C.S.P and other two for Shapping amplifier.
As I wrote before there is clear trace connecting from pin 8 and going to that mica capacitor. So A847 does differentiation and drives the output voltage, where two BJT transistors together with two diodes and resistors forms so call Class AB amplifier and provides the signal with enough of current so that there would be no voltage drop. Finnaly output signal is decoupled with 47uF electrolytic capacitor.

Quote from: Brian Joy on November 15, 2022, 06:06:39 PM
Regarding the A203, the datasheet is frustrating, as it provides very little information on the circuit inside.  The feedback capacitor for the charge amplifier is 2 pF, but the fall time is stated as being only 30 μs.  If this represents the Cf * Rf time constant, then this would imply Rf = 15 MΩ, which is strangely small.  At 250 ns, the shaping time constant is also quite small.  I guess this would help prevent pulse pileup at the expense of signal-to-noise ratio.  Maybe someone could scavenge an A203 from a decommissioned SX-100 and pry the top off?  Wishful thinking.  I haven't gotten to the JEOL shaping amplifier yet; the main amplifier board and power supplies are located in the "intelligent unit."

EDIT:  I believe that differentiation occurs between the A203 and the AD847 buffer amplifier and involves the odd-shaped capacitor and probably the resistor next to it.  Like I noted above, I can see a trace from the capacitor that goes underneath the A203 (i.e., toward its output).  Also, one lead of the resistor oriented parallel to the capacitor is located very close to pin 3 (noninverting input) of the AD847.

What?, 30µs for decay is good - not bad. That allows this preamplifier to cope with very high count rates and the feedback capacitor... well, actually rather C.S.P. OPAMP feedback to not hit the Vss or get saturated. (A203 CSP OPAMP is not "rail-to-rail" type).

250ns is also very suitable (or golden spot) shapping time, if You had payed previously attention in my previous post, someone  demonstrated that proportional counter produced pulse takes about 200ns. Check it again if You had missed it:
https://physicsopenlab.org/2017/07/23/x-ray-proportional-counter-2/
and/or the key figure:


So 250ns is just very right shapping time constant for GPC as it is neither too long (witch would increase troubles for high counting rate) or too short (then there is not all charge collected, which is not good too, and less precise amplitude). 250ns is enough to collect all charge or in other words - to integrate the pulse of event fully, as that is the primary function of C.S.P. for GPC. (for G-M tube it would be dominated with differentiation, for Tl screen scintilation as well discrimination, but for GPC we need integration).
I think working of A203 is quite clearly described, and more information can be obtained rather with trying it with artificial testing board, than dismantling. I think Cremat Inc has much better description, and I find that it rather works very similary as those parts from Creamat Inc, A203 is just nicely packed in single metal box. For these kind of low signals this looks very suitable and shapping time looks to be optimized for GPC, so being more resilient against noise, CPS+SA integrated, and easy replacable is bigger selling point than transparency of components.

As for discussion about those capacitors, thanks to all this thread I accidentally found out that 220nF capacitor is connected wrongly on one of our spectrometer, which is current out of order (it is extended spectrometer, crystal turret stuck  :( ). Again my question is how far high voltage power supply is from the preamplifier box (approximate length of cable) on Jeol. I have no idea what the "intelligent box" is or where it is situated.

Brian Joy

#16
Quote from: sem-geologist on November 21, 2022, 09:00:29 AM
Ok, this is some of my take on the schematics (made in KiCad) based on visual inspection and probing the zero resistance between pins of components:

Cool!  Thanks for posting this.

I didn't necessarily mean to be critical of the time constants for the A203 preamplifier and shaper – I was just making an observation that these times are relatively short compared to others.  For instance, compare the 30 μs A203 preamplifier time constant with that of the A250 (300-1200 μs), the Cremat CR-110 (140 μs) or the JEOL preamplifier (100 μs).

Below is a table from Cremat that shows the tradeoff between pulse width and voltage noise for the CR-200 shaping amplifier (noting that FWHM = shaping time constant * 2.4)  Clearly, both count rate and signal amplitude must be considered when choosing a shaping time constant.  I've been searching for shaping circuits, and I find that time constants of 1-2 μs appear to dominate (though amplitude of the signal from a solid state detector is only ~1/10 that from a proportional counter):



I intend to post considerably more on this subject, as I've decided that I'm going to build my own gamma ray detector.  I'll use the following webpage at Cremat as a starting point, but I'm going to build my own preamplifier and shaping amplifier so that I can understand these circuits better.  I've ordered three of the elusive Hamamatsu S1223-01 (13 mm2 active area compared to 6.6 mm2 for the S1223) from RS Components in the UK (20 USD apiece, excluding shipping, etc.); they should arrive in about a month, though I can get started building and testing the preamplifier before that (when I get time, that is):

https://www.cremat.com/femtojoule-detection/

Yes, I remember your post/figure showing experimental determination of the pulse width.  However, the pulse will acquire a tail simply due to the capacitance of the counter, cable to the preamplifier, and especially the coupling capacitor (which has capacitance many times greater than the counter and cable).  The pulse shape will be altered significantly by the time it reaches the preamplifier.  Not only will it possess a long tail, but the peak will be rounded.

The cables to/from the preamplifiers to the intelligent unit, which is situated immediately behind the microprobe, appear to be ~3 m long.  Considering the 51 ohm resistor at the output of the JEOL preamplifier, the signal is passed through RG58 shielded cable with capacitance of about 100 pF/m.
Brian Joy
Queen's University
Kingston, Ontario
JEOL JXA-8230

Brian Joy

Quote from: sem-geologist on November 21, 2022, 09:00:29 AM
As I wrote before there is clear trace connecting from pin 8 and going to that mica capacitor. So A847 does differentiation and drives the output voltage, where two BJT transistors together with two diodes and resistors forms so call Class AB amplifier and provides the signal with enough of current so that there would be no voltage drop. Finnaly output signal is decoupled with 47uF electrolytic capacitor.

I agree that you've drawn the circuit correctly, however, your interpretation of the function of the AD847 is not correct.  In the circuit as you've drawn it, C5 and R6 constitute a passive differentiator in series with a noninverting amplifier with gain = R10/R9 + 1 ≈ 20.  As I noted before, an active differentiator also inverts, but this circuit does not; the polarity of the pulse remains unchanged between the A203 and output.

I've attached an LTSpice "equivalent circuit" for the portion of the circuit between the A203 and output to cable.
Brian Joy
Queen's University
Kingston, Ontario
JEOL JXA-8230

sem-geologist

#18
Hmm, You can be right about that. I also had spot error in my previously sent schematics after trying LTSpice simulation (BTW, thanks for LTSpice file). C3 should be 220pF, not 220nF, that makes a huge difference. I am attaching modified simulation file, with updated input pulse description to be more closer to real-like output from A203 (Attached below).
at simulation I get something like this which resembles what is observed on oscilloscope. Please note that pulse input with straight line raise, straight line "on-top" and straight line fall is much approximated from more round pulse shape from A203. Nevertheless I think this demonstrates this satisfactory well:


So what is the function of AD847? - that gets here obvious. it is used  in non-inverting configuration so that input would be infinite impedance (non influencing CR passive differentiator depending from load...) and it is amplifying that differentiated pulse. Also differentiation as expected reduces the amplitude of pulse, and thus it needs amplification before being sent on cable. The question then is why engineers implemented own passive differentiator if such passive differentiator is already built in A203 (pin 9). Why not just directly forwarding the output of pin 9 straight into positive input of AD847?

sem-geologist

#19
Ok, while this is slightly out from "preamplifier design" topic, I think it can be useful for better understanding:
https://doi.org/10.1119/1.4923022
Yes "can" here is a pun, as that proportional gas flow detector which uses P10 gas it is made from aluminum can  :o .
Looks it would not be practical for WDS purpose, as aluminum can walls would absorb most of X-rays... but for gamma rays - that rather would be efficient enough. Damn, I don't know how, but that just made me thirsty... Should be the best cold beverage advertisement ever :D

Brian, but Yes, I think your aim to make Your own Gamma detector based on PIN chips is better idea as 1) won't need gas, 2) don't need HV generator. Go for it!

However, signal incoming to preamplifier will be a bit different than from GFPC It will take few µs not few hundred ns. Also because signal is much smaller, it is common to have no feedback resistor on feedback of preamplifier (all EDS preamplifiers have like that) and have reset circuit. Feedback resistor is kind of source of additional thermal noise (As all resistors do) and because solid state detectors produce much smaller signals the preamplifier design is "resetting" kind, where on GFPC due to much higher amplitude there is this resistor which decays the signal.

Probeman

Quote from: sem-geologist on November 24, 2022, 01:46:05 AM
Yes "can" here is a pun, as that proportional gas flow detector which uses P10 gas it is made from aluminum can  :o .
Looks it would not be practical for WDS purpose, as aluminum can walls would absorb most of X-rays... but for gamma rays - that rather would be efficient enough. Damn, I don't know how, but that just made me thirsty... Should be the best cold beverage advertisement ever :D

I'm reading the book "Superabundance" which is quite fascinating:

https://www.amazon.com/Superabundance-Population-Innovation-Flourishing-Infinitely/dp/1952223393

and there is a brief mention (regarding resource utilization) on how the first aluminum cans weighed about 6 times more than today's cans. 

So the can walls are getting thinner...   ;)
The only stupid question is the one not asked!

Brian Joy

Quote from: sem-geologist on November 24, 2022, 01:46:05 AM
However, signal incoming to preamplifier will be a bit different than from GFPC It will take few µs not few hundred ns. Also because signal is much smaller, it is common to have no feedback resistor on feedback of preamplifier (all EDS preamplifiers have like that) and have reset circuit. Feedback resistor is kind of source of additional thermal noise (As all resistors do) and because solid state detectors produce much smaller signals the preamplifier design is "resetting" kind, where on GFPC due to much higher amplitude there is this resistor which decays the signal.

I'll probably start with a reproduction of the JEOL preamplifier, though I'm aware of the "Johnson"/thermal noise problems that high value resistors can create.  I have a schematic for a circuit that discharges the feedback capacitor without use of a resistor, and I'll go this direction if I find that the magnitude of the thermal noise is too great.  Note that the Cremat CR-110 preamplifier used in the femtojoule detection demonstration contains a 100 MΩ feedback resistor (and 1.4 pF feedback capacitor).

I've now gotten a shaping amplifier to work along with the JEOL preamplifier in LTSpice, though a few problems are present.  I'll post further about this.
Brian Joy
Queen's University
Kingston, Ontario
JEOL JXA-8230

sem-geologist

I just wan't to point out that LTSpice simulation results can get colossally different depending from how good the components are described. In particular at these moderate length (200ns) type of signals (decades ago it would be classified as ultra short, but at current trends of THz signals, they are only moderate) the effects of internal induction, internal resistance and capacitance of components plays very important role. It looks that LTSpice use some default values then those secondary parameters are not specified. I seee more expected results if I replace U1 as preamplifier OPAMP replacement with theoretical OPAMP4 in LTSpice component list (I can then simulate more correctly the circuit without feedback resistor (EDS-like preamplifier), Where i.e. using some fast amplifier like AD 744 would make some saturated output from time 0.

Brian Joy

#23
Keeping in mind that I'm learning as I go...

Output from the WDS preamplifier typically is next passed to a shaping amplifier.  The purpose of the shaping amplifier is to amplify the signal from the leading edge of a pulse while attenuating pulse tails and electronic noise (see figure below).  A shaping amplifier constructed with multiple stages of integration after initial differentiation produces "quasi-Gaussian" pulses – in terms of V(t) – with large signal-to-noise ratio and narrow widths (with FWHM generally ranging between 100 ns and 20 μs).  The circuit, which constitutes a band-pass filter, could be constructed simply with passive components (resistors and capacitors), but, on a plot of gain versus frequency, steeper gain "roll-off" above the passband is obtained from cascaded active filters constructed with op amps.  In the two commercial designs that I've seen so far, initial passive C-R differentiation, constituting a high-pass filter, is followed by two cascaded active second-order low-pass filters, producing four stages of integration ("poles" in the frequency response).  The Bessel filter response appears to be the most appropriate for pulse processing, as it shows better stability during transient events than the Butterworth or Chebyshev responses.  A drawback of the Bessel response is that, when viewing a plot of gain versus frequency, it attenuates the signal above the "corner frequency" less steeply than the Butterworth and especially the Chebyshev response.  Another drawback of the Bessel response is that gain within the passband is not as uniform as that of the second-order Butterworth response.  Cremat uses the Sallen-Key topology for their CR-200 shaping amplifier, but they do not specify the filter response (see attached CR-200 application guide).  In a design that I'll address in more detail below, the multiple feedback (MFB) filter topology is used in conjunction with the Bessel response.

Below is a figure that shows output from the Cremat CR-110 preamplifier (bottom) as well as simultaneous filtered output from the CR-200 shaping amplifier.  The shaping amplifier (with 1 μs shaping time or FWHM = 2.4 μs) dramatically reduces pulse width and equally impressively increases signal/noise:



Ideally (see below), the width of the peak produced by the shaping amplifier is controlled by the initial passive differentiation stage, with "shaping time" given as Cin * Rin; FWHM is obtained by multiplying by 2.4, ideally.  Shaping times typically range between tens ns and 10 μs, with longer times giving better signal-to-noise ratio.  A pulse from a solid-state detector would typically require a longer shaping time than one from a proportional counter because the amplitude of its signal is roughly an order of magnitude smaller than the ~3 mV signal produced by a proportional counter.  Since the rise time of the pulse from the preamplifier is small, only some portion of the leading edge of the pulse (as modified by the preamplifier coupling capacitor and noise) will be characterized by dV/dt of appropriate magnitude to place it within the passband of the filter.  Note that, in the figure above, only regions of steep dV/dt are amplified, with amplitude of the resulting pulse proportional to ΔV above the surrounding low dV/dt + noise region (commonly consisting of superimposed pulse tails).  For shorter shaping times, the passband is moved to higher frequency (greater dV/dt for this case), The figure below from Cremat shows gain/attenuation as a function of frequency for the CR-200 (application guide attached) for various shaping times.



I've attached a paper by Perevertaylo et al. in which schematics are presented for a commercial shaping amplifier and charge-sensitive preamplifier.  I've simulated the shaping amplifier in the LTSpice simulator.  It comprises a passive C-R differentiator followed by two cascaded second order low-pass Bessel filters constructed using the "multiple feedback" (MFB) topology.  The circuit includes adjustable "pole-zero cancellation" used to compensate for undershoot on the trailing edge of the shaped pulse.  The small-signal voltage gain is also adjustable by means of a variable resistor.  The output pulse FWHM is stated as 4 μs.  Here is the schematic (attached as a .asc file for LTSpice):



The figure below is a so-called Bode plot that shows both gain (heavier curve) and phase shift of the Perevertaylo et al. filter as a function of frequency.  The passive differentiator (high-pass filter) is responsible for the 20 dB per decade slope of the gain curve at frequency below the passband.  (Voltage gain [dB] = 20 × log10 [output voltage / input voltage], i.e., 20 dB corresponds to a voltage gain of ten.)  The passband is centered at about 100 kHz, which is roughly consistent with placement of the passband in the CR-200 (for interpolated shaping time = 1.5 μs).  At frequencies above the passband, the active low-pass filter attenuates the signal at -40 dB per decade.  According to Perevertaylo et al., gain should range between 10 and 140 (20-43 dB), while I get values between about 14 and 400 (23-52 dB); I'm not sure of the reason for the discrepancy. 



Combining the JEOL preamplifier and Perevertaylo et al. shaping amplifier produces the following circuit (attached as .asc file):



As before, when simulating the circuit in LTSpice, I've simply used the leading edge of a square wave as input to the preamplifier; I've set its amplitude at -300 μV.  The preamplifier coupling capacitor, C3, can produce substantial effects on performance of the shaping amplifier, and I've used the simulator to assess variation in pulse width and distortion (mostly just visually) as a function of the value of C3.  (The value of C3 can be viewed as a sum of C3 itself and detector and cable capacitances, which should be much smaller.)  For instance, in their preamplifier, Perevertaylo et al. use a 200 pF coupling capacitor in conjunction with a (Cd,Zn)Te (CZT) detector (with 5 pF capacitance).  In the femtojoule detection demonstration, Cremat uses a 10 nF coupling capacitor with a PIN photodiode (though its capacitance is only a few tens pF).  The JEOL WDS preamplifier contains a 2.2 nF coupling capacitor and CAMECA, 10 nF(?).  If I use a 1 nF coupling capacitor, then I get the results below.  The broad, low pulse is the input signal from the preamplifier, while the tall, narrow pulse is the output from the shaping amplifier (at minimum shaping amplifier gain).



For the shaping amplifier output shown above, FWHM is about 4.3 μs, with some asymmetry in the shaped pulse apparent.  The output of the shaping amplifier appears to be centered on the uppermost part of the trailing edge of the preamplifier tail pulse, but this is misleading, as formation of the shaped pulse can require a few microseconds.  This becomes much clearer when the value of C3 is lowered to 100 pF (shown below).  Along the tail of the input pulse, the value of dV/dt is too low for it to fall within the filter passband, and so the centroid of the shaped pulse must represent some portion of the leading edge of the input pulse and is delayed ~2.7 μs (at least at the centroid).



Here is a view with the time axis stretched out a little:



In the plots above, the value of FWHM has decreased to 3.8 μs, which is much closer to the ideal value of 3.6 μs and also consistent with the value advertised by Perevertaylo et al. (4 μs).  If C3 is increased to 10 nF, the pulse from the preamplifier becomes much more rounded; voltage gain within the preamplifier increases dramatically but not linearly.  Increase in C3 causes asymmetry of the shaped pulse to increase and also creates a greater range of time over which dV/dt along the leading edge of the pulse falls within the passband; these two effects produce an increase in FWHM.  For this case (C3 = 10 nF), FWHM = 9.3 μs.  I would guess that it's possible to make the peak more symmetrical with a final stage of differentiation, but I haven't explored this in any detail.



But enough with the simulator and onto construction!!  The audiophile transistors that JEOL uses in its WDS preamplifiers are no longer manufactured, and so instead I'll use the 2N4416 JFET for Q3 and the 2N5087 for Q4 (as I did in the simulation) in my replica.  For Q5 and Q6, I'll probably use the BC550C.  For the detector coupling capacitor, I'd like to use no more than 1 nF – I need to contact Cremat and see why they used 10 nF.  In order to reduce noise, I'll probably lower the value of the feedback resistor to 50 MΩ and increase the value of the feedback capacitor to 2 pF, noting that tolerances at that capacitance are generally +/- 0.5 pF (i.e., 50% at 1 pF).  I'll replace transistors Q1 and Q2 with diodes and will keep resistor R3 in the circuit.  I happen to have a couple LT1360 op amps on hand, and I'll probably use one for the output buffer.  I'll probably end up building the shaping amplifier of Perevertaylo et al. with the LM6171 op amp (x 2).  Those are just a few initial thoughts...
Brian Joy
Queen's University
Kingston, Ontario
JEOL JXA-8230

John Donovan

I asked Grok: How would one design a solid state WDS  detector and nano second counting electronics for EPMA photon measurements?  This is what it came up with in 38 seconds...

QuoteOverview of WDS in EPMA
Electron Probe Microanalysis (EPMA) uses Wavelength Dispersive Spectroscopy (WDS) to detect and quantify characteristic X-rays (photons) emitted from a sample bombarded by an electron beam. Traditional WDS systems employ diffracting crystals (e.g., TAP, PET, LIF) to separate X-rays by wavelength, followed by gas-filled proportional counters (e.g., Ar-methane or Xe-based) for detection. These counters ionize gas atoms to produce electrical pulses proportional to photon energy, with count rates typically up to 50,000 counts per second (cps). However, gas counters have limitations like gas leakage risks, window absorption for low-energy X-rays, and slower response times (microsecond range).

A solid-state WDS detector replaces the gas counter with a semiconductor-based detector, such as a Silicon Drift Detector (SDD), to improve performance for light elements, reduce maintenance, and enable faster counting. Nanosecond-scale counting electronics are not standard in EPMA (where integration times are often seconds per point), but they can be integrated for high-speed applications like rapid mapping or time-resolved measurements in dynamic samples. Below is a high-level guide to designing and building such a system, drawing from established practices in microanalysis and photon detection.



Design and Build a Solid-State WDS Detector
The core idea is to adapt the WDS geometry (Rowland circle with Johann or Johansson focusing) but swap the gas counter for an SDD. SDDs are solid-state detectors that use a drifted charge collection mechanism for high throughput and good energy resolution (typically 125-150 eV FWHM at Mn Kα). This setup has been demonstrated in modern EPMA systems, where SDDs enhance detection for elements like B-O (low energy) and improve overall sensitivity.

Key Design Considerations

Spectral Resolution and Range: WDS provides ~10 eV resolution via crystal diffraction, far better than EDS (~130 eV). The SDD must handle the monoenergetic X-rays post-diffraction without degrading this. Target elements from Be to U, with focus on light elements where gas counters struggle due to window absorption.

Geometry: Maintain the Rowland circle (radius ~140-250 mm typical). The SDD needs a large active area (10-30 mm²) to capture focused X-rays. Use parallel beam optics if space-constrained (e.g., for SEM integration).

Efficiency and Noise: SDDs have thin entrance windows (e.g., polymer or Be-free) for low-energy X-rays. Cooling (Peltier or LN2) reduces thermal noise to <10 eV rms.

Integration with EPMA: Mount 4-5 spectrometers around the sample chamber. Ensure vacuum compatibility (10^{-5} Torr) and electromagnetic shielding.

Advantages Over Gas Counters: No gas handling, higher count rates (up to 1 Mcps), better light-element detection (e.g., improved P/B ratio for C, O), and stability without drift from gas pressure changes.
Challenges: SDDs are energy-dispersive by nature, so in WDS, they act as counters for diffracted photons. Pulse pile-up at high rates requires dead-time correction.

Steps to Build

Select Components:
Diffracting Crystals: Choose based on d-spacing (e.g., LDE for long wavelengths, LIF for short).
Detector: Commercial SDD (e.g., from Amptek or KETEK, 10-50 mm² area, 450 μm thickness).

Collimator/Slit: To focus X-rays onto the SDD (e.g., 100-500 μm width).
Housing: Vacuum-sealed enclosure with precise positioning mechanics (stepper motors for crystal angle adjustment).

Assemble the Spectrometer:
Align the crystal on the Rowland circle using optical metrology tools.
Position the SDD at the focal point (replace gas counter mount).
Integrate cooling and bias voltage supply (SDD operates at -100 to -500 V).

Calibrate:
Use standards (e.g., pure elements or NIST SRM) to tune crystal angles for Bragg diffraction.
Measure quantum efficiency (e.g., >90% for 1-10 keV X-rays).
Test with known samples for peak-to-background (P/B) ratios >1000.

Integration into EPMA:
Mount on electron column (e.g., via WDS ports on instruments like JEOL or Cameca).
Interface with control software for automated scanning and mapping.

ComponentTraditional (Gas Counter)Solid-State (SDD)Detector TypeGas-filled (Ar/CH4 or Xe)Semiconductor (Si with drift field)Count Rate Limit~50 kcps~1 McpsLight Element SensitivityLimited by windowHigh (thin/no window) MaintenanceGas refills, sealsMinimal (solid-state)Resolution ContributionProportional to energy~130 eV inherent, but WDS-dominated

Design and Build Nanosecond Counting Electronics
Standard EPMA electronics use pulse-height analyzers (PHA) for microsecond-scale counting, with dead times ~1-10 μs. For nanosecond resolution, the system must process pulses at GHz speeds to handle high photon fluxes (e.g., >10^6 cps) without pile-up, enabling time-tagging of individual photons. This is inspired by synchrotron or laser-based photon counting but adapted for EPMA's X-ray energies (0.1-20 keV).
Key Design Considerations

Timing Resolution: Aim for <1 ns to resolve closely spaced photons (e.g., from pulsed electron beams or fast events).

Throughput: Handle 10^7-10^8 cps with low dead time (<10 ns).
Pulse Processing: Amplify, discriminate, and time-stamp pulses. Use constant fraction discriminators (CFD) for timing accuracy.

Noise Rejection: Low-noise preamps to detect single-photon signals (~few keV equivalent charge).
Integration: Compatible with SDD output (current pulses ~fA to pA).
Power and Size: Compact for EPMA chamber mounting.

Steps to Build

Select Components:
Preamp: Transimpedance amplifier (e.g., Cremat CR-110, bandwidth >1 GHz).

Discriminator: CFD or leading-edge (e.g., Ortec 935, <1 ns jitter).

Time-to-Digital Converter (TDC): For ns stamping (e.g., CAEN V1290, 25 ps resolution).

Counter/Logic: FPGA (e.g., Xilinx Artix-7) for real-time processing, dead-time correction, and histogramming.

Oscilloscope/ADC: High-speed (e.g., 4 GHz bandwidth) for waveform capture if needed.

Circuit Design:
Analog Front-End: Connect SDD to preamp for charge-to-voltage conversion (gain ~10^6 V/A, rise time <500 ps).

Digital Back-End: Use PECL (Positive Emitter-Coupled Logic) for ns-speed comparators (e.g., as in radiation imaging designs). Implement gating to reject noise (e.g., energy windowing).

Firmware: Program FPGA for photon time-stamping (e.g., assign timestamps via GPS-like clock) and counting (increment bins in <10 ns).

Assemble and Test:
Prototype on PCB with shielding to minimize EMI.

Calibrate with pulser (simulate X-ray pulses) for timing jitter (<1 ns) and linearity.
Integrate with EPMA: Sync with beam control for time-resolved acquisition.

Performance Validation:
Measure dead time (e.g., using Poisson statistics on known flux).
Test with X-ray source (e.g., Fe-55) for count rate vs. resolution.



This design enables high-speed, quantitative photon measurements in EPMA, suitable for advanced applications like in-situ reactions or high-throughput mapping. Prototyping requires expertise in vacuum systems, electronics, and calibration; consult standards like ISO 22096 for EPMA accuracy. For practical implementation, start with commercial SDD-WDS modules (e.g., Bruker's QUANTAX) and customize electronics.

So why haven't we done this yet?
John J. Donovan, Pres. 
(541) 343-3400

"Not Absolutely Certain, Yet Reliable"

Nicholas Ritchie

If by we, you mean the microanalysis community, we have.  Rick Wuhrer has been talking about the custom system he and Ken Moran have built for over a decade.  Maybe not with high end specs but good enough to kick the ass of any gaseous detector.

If you mean vendors, economics.  While microprobe buyers are content to purchase whatever decades old crap the vendors provide, there is no incentive to invest the engineering dollars necessary to make the change.  Even less now that the only vendor in the US has a monopoly.  When buyers as a group insist that they will no longer accept the status quo, they can force a change.
"Do what you can, with what you have, where you are"
  - Teddy Roosevelt

John Donovan

Quote from: Nicholas Ritchie on March 15, 2026, 05:17:30 PMWhen buyers as a group insist that they will no longer accept the status quo, they can force a change.

Amen, brother!

Yes, Rick Wuhrer and Don Lesher have both engineered such systems, so why doesn't JEOL just buy the tech that already exists?

If I was buying a new instrument these days, I know what I would insist on...
John J. Donovan, Pres. 
(541) 343-3400

"Not Absolutely Certain, Yet Reliable"

sem-geologist

#27
Because Grok is stupid and gave you wrong info. It is not proportional counters which is the bottleneck in our ancient WDS, it is slugish preamplifiers, very long pulse shapers, and State-of-the-fart ancient PHA electronics. 50kcps as the limit? I have no idea where grok gets these false numbers (probably from some wrong info from some book). For real life comparison: Bruker's XRF machine which runs with WDS and GFPC can do 4Mcps!. Yes you read correctly – gas flow proportional counter in real life system can do 4Mcps! It is absolutely doable and much much much cheaper than sticking SDD into WDS.
One more thing to remember is not only turnkey price, but also maintenance price.

There are few outstanding problems with sticking SDD into WDS with some cosmically expensive solutions:
1. Shape
to mimic currently used 4cm long wire (so that all diffracted rays would be counted), you need the string array of SDD's of that lenght, else you will get much smaller intensity compared to GDPC. String like shapped single piece SDD is practically impossible to make. The only plausible solution is array of small SDDs. There still would be dead areas in between such SDDs and so final detection efficiency would be lower than with GFPC (which is continuous wire piece). And yeah, Grok brought in comparison for you SDD without a window? in WDS application? even if you would pump WDS with dryscroll pumps, the contamination of windowless SDD is impossible to prevent. One is to have windowless SDD in TEM/STEM/HRTEM system where they stay in high vacuum conditions, the other situation is SDD in moving WDS conditions, with some possible metal debris from the axial screws... or simply contamination with all kind of residues in low vacuum. Taking in consideration SDD's nature as a cold finger, contamination of such array in these conditions is not IF, but WHEN. Anyway, your WDS maintenance because of windowless SDD now requires class I clean room conditions!
And then the overpriced elephant in the room: To preserve the spectral resolution of WDS you would need to use an narrow, aperture/slit in front of such array. So you would need to overpay full price for such SDD array manufacturing, but would be utilizing only 5-10% of the expensive SDD array area. Whenever one of segments of array would get contaminated or get bad - whole array should be replaced.

2. Heat dissipation
That's another problem. You need to cool SDDs (even if only to room conditions like 22C). Radiating cooling is out of equation. Convection cooling? partially yes, you could cool SDDs with flowing overcooled nitrogen vapor using similar piping as current GFPC use. However - there comes complexity in wiring, as you would need two flexible pipes, and ribbon cable; Conductive cooling: there is a new alternative which is a graphene based cooling ribbon tapes. It is few times better conducting the heat compared to mesh of copper ribbon tapes and is much more flexible. But the price!

3. SDD containing WDS maintenance
Welcome to the hell! WDS calibration is already highly complicated at current GFPC and huge pain in the..., but with SDD the pain is turned from 10 up to 11. Windowless SDD? means you need do maintenance in the clean room and in complete darkness. You need to invest in IR googles. Oh, maybe you fought that system would have no window at all (no separation window too), and WDS would work at same vacuum as the chamber? How are you going to calibrate that? Well solution is cosmically very simple: clean room, actually clean room under high vacuum, plus in complete darkness, and maintainer wearing a space suite... sounds like a dream job to me. The maintenance of radiation hardened SCAPHIA probes looks like playground compared to this.

Yes I read those mentioned papers, but I also understand the disadvantages listed there. Rick Wuhrer and Don Lesher have not engineered complete fool-proof systems with no drawbacks, they engineered prototypes, a concept.

The main advantage of their system is better energy resolution compared to currently outdated naive PHA of GFPC. But those works had no resolution addressing cooling and lower intensity (compared to GFPC). But hey, we actually don't need that better  energy resolution. Just think about it. On EDS we have fully resolvable Pb S peaks by deconvolution even if we set shortest shapping time (peaks then is unresolvable to human eye). If we could deconvolve PHA distributions it would partially solve problem with pulse pile-ups and higher order overlaps. The window-based differential PHA is like complaining about unresolvable (to human eye) EDS overlap, while deconvolution just resolves it without a hickup.

BTW, Jeol has not monopoly (except Europe due to CE marking) as there is Shimadzu. Why do you think Shimadzu sticked to GFPCs? Shimadzu really invested in top-notch engineering in FEG column which is designed for EPMA, not just borrowed from SEM. I doubt they just reiterated WDS counter old design with giving no thought, while completely re-engineering the column.

John Donovan

#28
Quote from: sem-geologist on March 16, 2026, 02:37:16 AMBecause Grok is stupid and gave you wrong info. It is not proportional counters which is the bottleneck in our ancient WDS, it is slugish preamplifiers, very long pulse shapers, and State-of-the-fart ancient PHA electronics. 50kcps as the limit? I have no idea where grok gets these false numbers (probably from some wrong info from some book). For real life comparison: Bruker's XRF machine which runs with WDS and GFPC can do 4Mcps!. Yes you read correctly – gas flow proportional counter in real life system can do 4Mcps! It is absolutely doable and much much much cheaper than sticking SDD into WDS.

Of course it's just citing existing literature. I asked Grok mostly to evoke a response from the community and that worked!  ;D

I agree that the 50 kcps limit is from the ancient pulse processing electronics (though as we have demonstrated, one can do quant up to 300 or 400 kcps using the logarithmic dead time correction):

https://smf.probesoftware.com/index.php?topic=1466.msg11102#msg11102

Though wouldn't it be nice to do away with the P-10 bottle?

Yes, I completely agree that the SDD "solution" is the wrong detector solution. Too expensive, needs cooling plus the illumination and vacuuum issues you mentioned. I've always wondered if one could just replace the gas flow counter with some kind of a simple pin diode x-ray counter. After all, we don't need much energy resolution, right?

Leaving aside the detector question, how hard would it be to design "state of the art"  (not "fart"!) pulse counting electronics with sub micro-sec dead time?  You must have some designs like this already in your head!

Quote from: sem-geologist on March 16, 2026, 02:37:16 AMYes I read those mentioned papers, but I also understand the disadvantages listed there. Rick Wuhrer and Don Lesher have not engineered complete fool-proof systems with no drawbacks, they engineered prototypes, a concept.

I also agree. But with an SDD detector I think we agree they are "barking up the wrong tree".  But what sort of uncooled solid state detectors are available (other than an SDD) that has around 500 eV resolution? Or maybe just use a simple solid state x-ray detector and just rely on the Bragg crystal for "energy" resolution?

Quote from: sem-geologist on March 16, 2026, 02:37:16 AMBTW, Jeol has not monopoly (except Europe due to CE marking) as there is Shimadzu. Why do you think Shimadzu sticked to GFPCs? Shimadzu really invested in top-notch engineering in FEG column which is designed for EPMA, not just borrowed from SEM. I doubt they just reiterated WDS counter old design with giving no thought, while completely re-engineering the column.

That's a good question. What sort of dead times does Shimadzu claim on their WDS?  I wonder also if they did re-design their WDS spectometers. I started on an ARL SEMQ and there were plenty of downsides. e.g., small Rowland circle (127 mm) which gives poor spectral resolution, and tiny Bragg crystals with low intensities...

I merged this topic with an older topic where you and Brian Joy discussed new pre-amplifier designs (see above).  By the way, Brian Joy was someone that originally contracted with JEOL and Advanced Microbeam to get solid state WDS detectors (and I assume better pulse processing electronics) on his JEOL 8530. But for some reason that never went anywhere...  does anyone know any details about this effort?
John J. Donovan, Pres. 
(541) 343-3400

"Not Absolutely Certain, Yet Reliable"

Nicholas Ritchie

* The solid state detector form factor is very flexible as demonstrated by droplet shaped detectors and the range of sizes available.  Designing a enlongaged detector is doable.  Just speak to the right people.

* No need to make the detector windowless. Gaseous detectors aren't windowless. Package it behind a polymer or silicon nitride window and it could have the decade or so lifetime of a typical SDD.

* The cooling requirements (really heat removal requirements) of SDDs have dropped precipitously over the last couple of decades.  They don't require the large heat sinks and fins of yesterday.  Copper mesh would probably be just fine.

I'd just point to the peak shifts and window placement discussion in the "improving accuracy" thread to point to yet another issue that a solid state detectors would eliminate.  I do believe solid state detectors are the hardware improvement that will bring the next level of accuracy.  They will solve problems that microanalysts don't even realize exist.
"Do what you can, with what you have, where you are"
  - Teddy Roosevelt